ChipForge
Connected
Explorer
src
top_module.v
Visualization
1 module | 0 instances
input output inout
AI Design Assistant

Hello! I'm your AI chip design assistant. Describe what you'd like to build — I'll ask a few questions, then generate Verilog code and testbenches for you.

Try: "Design a 4-bit ALU with add, subtract, AND, OR operations"